×
Well done. You've clicked the tower. This would actually achieve something if you had logged in first. Use the key for that. The name takes you home. This is where all the applicables sit. And you can't apply any changes to my site unless you are logged in.

Our policy is best summarized as "we don't care about _you_, we care about _them_", no emails, so no forgetting your password. You have no rights. It's like you don't even exist. If you publish material, I reserve the right to remove it, or use it myself.

Don't impersonate. Don't name someone involuntarily. You can lose everything if you cross the line, and no, I won't cancel your automatic payments first, so you'll have to do it the hard way. See how serious this sounds? That's how serious you're meant to take these.

×
Register


Required. 150 characters or fewer. Letters, digits and @/./+/-/_ only.
  • Your password can’t be too similar to your other personal information.
  • Your password must contain at least 8 characters.
  • Your password can’t be a commonly used password.
  • Your password can’t be entirely numeric.

Enter the same password as before, for verification.
Login

Grow A Dic
Define A Word
Make Space
Set Task
Mark Post
Apply Votestyle
Create Votes
(From: saved spaces)
Exclude Votes
Apply Dic
Exclude Dic

Click here to flash read.

In order to facilitate the analysis of timing relations between individual
transitions in a signal trace, dynamic digital timing analysis offers a less
accurate but much faster alternative to analog simulations of digital circuits.
This primarily requires gate delay models that also account for the fact that
the input-to-output delay of a particular input transition also depends on the
temporal distance to the previous output transitions. In the case of
multi-input gates, the delay also experiences variations caused by multi-input
switching (MIS) effects, i.e., transitions at different inputs that occur in
close temporal proximity. In this paper, we advocate the development of hybrid
delay models for CMOS gates obtained by replacing transistors with time-variant
resistors. We exemplify our approach by applying it to a NOR gate (and, hence,
to the dual NAND gate) and a Muller C gate. We analytically solve the resulting
first-order differential equations with non-constant-coefficients, and derive
analytic expressions for the resulting MIS gate delays. The resulting formulas
not only pave the way to a sound model parametrization procedure, but are also
instrumental for implementing fast and efficient digital timing simulation. By
comparison with analog simulation data, we show that our models faithfully
represent all relevant MIS effects. Using an implementation in the Involution
Tool, we demonstrate that our model surpasses the alternative digital delay
models for NOR gates known to us in terms of accuracy, with comparably short
running times.

Click here to read this post out
ID: 129847; Unique Viewers: 0
Voters: 0
Latest Change: May 16, 2023, 7:31 a.m. Changes:
Dictionaries:
Words:
Spaces:
Comments:
Newcom
<0:100>