×
Well done. You've clicked the tower. This would actually achieve something if you had logged in first. Use the key for that. The name takes you home. This is where all the applicables sit. And you can't apply any changes to my site unless you are logged in.

Our policy is best summarized as "we don't care about _you_, we care about _them_", no emails, so no forgetting your password. You have no rights. It's like you don't even exist. If you publish material, I reserve the right to remove it, or use it myself.

Don't impersonate. Don't name someone involuntarily. You can lose everything if you cross the line, and no, I won't cancel your automatic payments first, so you'll have to do it the hard way. See how serious this sounds? That's how serious you're meant to take these.

×
Register


Required. 150 characters or fewer. Letters, digits and @/./+/-/_ only.
  • Your password can’t be too similar to your other personal information.
  • Your password must contain at least 8 characters.
  • Your password can’t be a commonly used password.
  • Your password can’t be entirely numeric.

Enter the same password as before, for verification.
Login

Grow A Dic
Define A Word
Make Space
Set Task
Mark Post
Apply Votestyle
Create Votes
(From: saved spaces)
Exclude Votes
Apply Dic
Exclude Dic

Click here to flash read.

The landscape of emerging applications has been continually widening,
encompassing various data-intensive applications like artificial intelligence,
machine learning, secure encryption, Internet-of-Things, etc. A sustainable
approach toward creating dedicated hardware platforms that can cater to
multiple applications often requires the underlying hardware to context-switch
or support more than one context simultaneously. This paper presents a
context-switching and dual-context memory based on the standard 8T SRAM
bit-cell. Specifically, we exploit the availability of multi-VT transistors by
selectively choosing the read-port transistors of the 8T SRAM cell to be either
high-VT or low-VT. The 8T SRAM cell is thus augmented to store ROM data
(represented as the VT of the transistors constituting the read-port) while
simultaneously storing RAM data. Further, we propose specific sensing
methodologies such that the memory array can support RAM-only or ROM-only mode
(context-switching (CS) mode) or RAM and ROM mode simultaneously (dual-context
(DC) mode). Extensive Monte-Carlo simulations have verified the robustness of
our proposed ROM-augmented CS/DC memory on the Globalfoundries 22nm-FDX
technology node.

Click here to read this post out
ID: 51449; Unique Viewers: 0
Unique Voters: 0
Total Votes: 0
Votes:
Latest Change: April 9, 2023, 7:33 a.m. Changes:
Dictionaries:
Words:
Spaces:
Views: 12
CC:
No creative common's license
Comments: