×
Well done. You've clicked the tower. This would actually achieve something if you had logged in first. Use the key for that. The name takes you home. This is where all the applicables sit. And you can't apply any changes to my site unless you are logged in.

Our policy is best summarized as "we don't care about _you_, we care about _them_", no emails, so no forgetting your password. You have no rights. It's like you don't even exist. If you publish material, I reserve the right to remove it, or use it myself.

Don't impersonate. Don't name someone involuntarily. You can lose everything if you cross the line, and no, I won't cancel your automatic payments first, so you'll have to do it the hard way. See how serious this sounds? That's how serious you're meant to take these.

×
Register


Required. 150 characters or fewer. Letters, digits and @/./+/-/_ only.
  • Your password can’t be too similar to your other personal information.
  • Your password must contain at least 8 characters.
  • Your password can’t be a commonly used password.
  • Your password can’t be entirely numeric.
Enter the same password as before, for verification.
Login

Grow A Dic
Define A Word
Make Space
Set Task
Mark Post
Apply Votestyle
Create Votes
(From: saved spaces)
Exclude Votes
Apply Dic
Exclude Dic

User: v-v-mykhaylyuk

A Combinational Multi-Kernel Decoder for Polar Codes. (arXiv:2211.08778v5 [cs.IT] UPDATED)

Click here to flash read.

Polar codes have been selected as the channel coding scheme for control
channel in the fifth generation (5G) communication system thanks to their
capacity achieving characteristics. However, the traditional polar codes
support only codes constructed by binary (2x2) kernel which limits the code
lengths to powers of 2. Multi-kernel polar codes are proposed to achieve
flexible block length. In this paper, the first combinational decoder for
multi-kernel polar codes based on successive cancellation algorithm is
proposed. The proposed decoder can decode pure-binary and binary-ternary (3x3)
mixed polar codes. The architecture is rate-flexible with the capability of
online rate assignment and supports any kernel sequences. The FPGA
implementation results reveal that for a code of length N = 48, the coded
throughput of 812.1 Mbps can be achieved.

Click here to read this post out
ID: 130192; Unique Viewers: 0
Voters: 0
Latest Change: May 16, 2023, 7:32 a.m. Changes:
Dictionaries:
Words:
Spaces:
Comments:
Newcom
<0:100>